

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : G06F 7/14, 9/30	A1	(11) International Publication Number: WO 96/17291 (43) International Publication Date: 6 June 1996 (06.06.96)
(21) International Application Number: PCT/US95/15713		
(22) International Filing Date: 1 December 1995 (01.12.95)		
(30) Priority Data: 08/349,047 2 December 1994 (02.12.94) US		
(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).		
(72) Inventors: PELEG, Alexander; 38 Hannah Street, Carmelia, 31015 Haifa (IL). YAARI, Yaakov; 17/2 Serot Hanadin, Hanadin, 31015 Haifa (IL). MITTAL, Millind; 1149 Hillside Boulevard, South San Francisco, CA 94080 (US). MENNEMEIER, Larry, M.; P.O. Box 587, Boulder Creek, CA 95006 (US). EITAN, Benny; 25 Stephen Weiss, 31015 Haifa (IL).		
(74) Agents: DE VOS, Daniel, M. et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025-1026 (US).		

(54) Title: **MICROPROCESSOR WITH PACKING OPERATION OF COMPOSITE OPERANDS**



(57) Abstract

A processor includes a first register (209) for storing a first packed data, a decoder (202), and a functional unit (203). The decoder has a control signal input (207) for receiving a first control signal and a second control signal. The first control signal is for indicating a pack operation, and the second control signal is for indicating an unpack operation. The functional unit is coupled to the decoder (202) and the register (209). The functional unit performs the pack operation and the unpack operation using the first packed data as well as move operation.